Limit search to available items
Book Cover
E-book
Author Fujita, Masahiro, 1956- author

Title Verification Techniques for System-Level Design / Fujita, Masahiro
Edition First edition
Published Morgan Kaufmann, 2010
Online access available from:
ProQuest Ebook Central Subscription Collection    View Resource Record  
EBSCO eBook Academic Collection    View Resource Record  
Safari O'Reilly books online    View Resource Record  

Copies

Description 1 online resource (256 pages)
Summary This book will explain how to verify SoC (Systems on Chip) logic designs using “formal” and “semiformal” verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in “functional” verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs. · First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs. · Formal verification of high-level designs (RTL or higher). · Verification techniques are discussed with associated system-level design methodology
Notes Mode of access: World Wide Web
Copyright &#169: Elsevier Science & Technology 2008
Issuing Body Made available through: Safari, an O'Reilly Media Company
Subject Engineering.
Human-computer interaction.
Form Electronic book
Author Ghosh, Indradeep, 1970- author
Prasad, Mukul, author
Safari, an O'Reilly Media Company