This page contains enriched content visible when JavaScript is enabled.
My Account
Library Home
Your session will expire automatically in
0
seconds.
Continue session
End session now
Save to My Lists
Export
Return to Browse
SearchType
Keyword
Title
Author (Last name first)
Subject
ISBN/ISSN
Call Number
Unit Code
Libraries Australia No.
Library of Congress No.
Search
Search Scope
Entire Collection
Print Books
E-books
All books
E-journals
All journals
Databases
All e-resources
Streaming Video
DVDs
Curriculum Resources
Deakin Theses
Special Collections
Melbourne Burwood
Warrnambool
Geelong Waterfront
Geelong Waurn Ponds
Limit search to available items
Previous Record
Next Record
  Permalink    
Author
Seligman, Erik, author
Title
Formal verification : an essential toolkit for modern VLSI design / Erik Seligman, Tom Schubert, M.V. Achutha Kiran Kumar
Published
Waltham, MA : Elsevier Science, [2015]
©2015
Click on the following:
O'Reilly
Copies
Description
1 online resource (1 volume) : illustrations
Bibliography
Includes bibliographical references and index
Notes
Online resource; title from title page (Safari, viewed August 18, 2015)
Subject
Electronic circuits -- Testing.
Integrated circuits -- Very large scale integration -- Design and construction
Verilog (Computer hardware description language)
Electronic circuits -- Testing
Integrated circuits -- Very large scale integration -- Design and construction
Verilog (Computer hardware description language)
Form
Electronic book
Author
Schubert, E. Thomas, 1959- author.
Kumar, M. V. Achutha Kiran, author
ISBN
9780128008157
0128008156
0128007273
9780128007273
Other Titles
Essential toolkit for modern VLSI design
Essential toolkit for modern very-large scale integration design
  Permalink