Fast, efficient and predictable memory accesses : optimization algorithms for memory architecture aware compilation / by Lars Wehmeyer and Peter Marwedel
Abstract; Introduction; Models and Tools; Scratchpad Memory Optimizations; Main Memory Optimizations; Register File Optimization; Summary; Future Work
Summary
Presents techniques for designing fast, energy-efficient and timing predictable memory systems. This book covers algorithms to exploit the power down modes of main memories in SDRAM technology, as well as the execute-in-place feature of Flash memories. It considers the impact of the register file, which is also part of the memory hierarchy
Bibliography
Includes bibliographical references and index
Notes
Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002. http://purl.oclc.org/DLF/benchrepro0212 MiAaHDL
Print version record
digitized 2010 HathiTrust Digital Library committed to preserve pda MiAaHDL