Limit search to available items
Book Cover
Book
Author Hennessy, John L

Title Computer architecture : a quantitative approach / John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau [and others]
Edition Sixth edition
Published Cambridge, MA : Morgan Kaufmann, [2019]

Copies

Location Call no. Vol. Availability
 MELB  004.2 Hen/Caa 2019  AVAILABLE
 MELB  004.2 Hen/Caa 2019  AVAILABLE
 MELB  004.2 Hen/Caa 2019  AVAILABLE
 MELB  004.2 Hen/Caa 2019  AVAILABLE
 MELB  004.2 Hen/Caa 2019  AVAILABLE
 MELB  004.2 Hen/Caa 2019  AVAILABLE
 MELB  004.2 Hen/Caa 2019  AVAILABLE
 MELB  004.2 Hen/Caa 2019  AVAILABLE
 MELB  004.2 Hen/Caa 2019  DUE 30-03-25
Description xxix, 615 pages : illustrations ; 24 cm
Contents Fundamentals of quantitative design and analysis -- Memory hierarchy design -- Instruction-level parallelism and its exploitation -- Data-level parallelism in vector, SIMD, and GPU architectures -- Thread-level parallelism -- Warehouse-scale computers to exploit request-level and data-level parallelism -- Domain-specific architectures -- Appendix A. Instruction set principles ; Appendix B. Review of memory hierarchy ; Appendix C. Pipelining : basic and intermediate concepts -- Online appendices. Appendix D. Storage systems ; Appendix E. Embedded systems ; Appendix F. Interconnection networks ; Appendix G. Vector processors in more depth ; Appendix H. Hardware and software for VLIW and EPIC ; Appendix I. Large-scale multiprocessors and scientific applications ; Appendix J. Computer arithmetic ; Appendix K. Survey of instruction set architectures ; Appendix L. Advanced concepts on address translation ; Appendix M. Historical perspectives and references
Summary Computer Architecture: A Quantitative Approach, Sixth Edition has been considered essential reading by instructors, students and practitioners of computer design for over 20 years. The sixth edition of this classic textbook is fully revised with the latest developments in processor and system architecture. It now features examples from the RISC-V (RISC Five) instruction set architecture, a modern RISC instruction set developed and designed to be a free and openly adoptable standard. It also includes a new chapter on domain-specific architectures and an updated chapter on warehouse-scale computing that features the first public information on Google's newest WSC. True to its original mission of demystifying computer architecture, this edition continues the longstanding tradition of focusing on areas where the most exciting computing innovation is happening, while always keeping an emphasis on good engineering design. --publisher
Bibliography Includes bibliographical references and index
Subject Computer architecture
Author Patterson, David A
Arpaci-Dusseau, Andrea C
ISBN 9780128119051
0128119055